The accurate extraction of inter-electrode coupling capacitances (IECCs) is a difficult but important issue in small-signal modeling of highly scaled transistors. In this paper, a new method of determining the IECCs for deep-submicron aluminium gallium nitride/gallium nitride (AlGaN/GaN) high electron-mobility transistors (HEMTs) is proposed. The method uses the pinch-off S-parameters under large drain bias to eliminate the influence of intrinsic capacitance on IECCs extraction, thereby determining the reliable starting value of IECCs. Compared with the conventional method, this method not only greatly reduces the parameter searching range in final value optimization but also avoids the non-physical extraction value for intrinsic parameters. Using this method, we build a small-signal model for a 0.15 µm gate-length GaN HEMT. The measured data show that this method has high precision and can be applied to the modeling of millimeter-wave GaN HEMTs.
Introduction
As the shrinking of device geometry and the increase of the operating frequency, the distributed parameter effect in aluminium gallium nitride/gallium nitride (AlGaN/GaN) high electron-mobility transistors (HEMTs) becomes more and more obvious. For deep-submicron devices operating at the millimeter-wave frequencies, electromagnetic coupling effect between gate fingers, drain and source electrodes is significant, and the inter-electrode coupling capacitances (IECCs) have an important effect on the extraction of access resistances and intrinsic parameters. The IECCs have become a necessary part of the equivalent circuit model for AlGaN/GaN HEMTs [1, 2, 3, 4] , and these models are fundamental to the design of broadband high-efficiency amplifiers [5] . Fig. 1 is a typical GaN HEMTs small-signal equivalent circuit model that has been validated up to 60 GHz [1] . The capacitances C gp , C dp , and C gdp account for parasitic elements due to the pad, probes, and probe to probe coupling [1] , and can be de-embedded from the measured S-parameters using test structures [2, 6, 7] . The starting values (for further optimization) of gate, drain, and source electrodes inductance L g , L d , and L s can also be uniquely determined by the stripped Zparameter using the fitting method [1] . However, due to the existence of intrinsic capacitances C gs , C gd , and C ds , the gate-to-source (C gsi ), gate-to-drain (C gdi ), and drain-to-source (C dsi ) inter-electrode coupling capacitances (IECCs), are not easy to extract.
The use of full-wave electromagnetic simulations is an alternative method to extract the IECCs [8] . But it requires engineers to know all the structural and semiconductor parameters of the device. For most devices, this is obviously not feasible, because the manufacturers generally do not provide detailed information. Moreover, high-precision three-dimensional electromagnetic modeling and simulation are very time-consuming, especially when the capacitors to be extracted are in the fF level, a small variation in simulation settings will result in erroneous result.
Another commonly used method for extracting the IECCs in GaN HEMTs is proposed by Jarndal et al. [1] , which is based on the scanning of the parasitic capacitance value to find the optimal model extrinsic parameters. At low frequencies (<3 GHz), and pinch off conditions, the GaN HEMT can be described by a ³-type network consisting only of the capacitances from Fig. 1 [1] . This ³-type network has three branch capacitors [1] :
and they can be easily obtained from the measured Y-parameters:
After determining the branch capacitances, the values of C gp , C dp and C gdp are scanned, and each set of scan values corresponds to a set of model parameters (i.e., model parameter vector P) and simulation errors ¾ with respect to the pinch-off S-parameters. The model parameters with the smallest simulation error are selected as the starting values, and then the final extrinsic parameters are determined using a bidirectional optimization technique [1] . Since there are infinite combinations of capacitances that can satisfy Eq. (1), the proportional relationship between the intrinsic capacitances, the pad capacitances, and the coupling capacitances must be pre-defined; and in order to perform two-dimensional capacitance scan, rather than a three-dimensional scan, [1] assumes C gd ¼ C gs to reduce the number of unknowns. The problem with this method is that the IECCs are only related to the "internal parameters" (e.g., distance between the electrodes, the height of the electrodes, dielectric constant of the active area, etc.), but has nothing to do with the pad capacitors. C gs and C gd may not be equal for asymmetrical GaN HEMTs even under pinch-off conditions. Incorrect capacitance ratio assumptions and incorrect capacitance scanning range may result in non-physical parameter extraction results.
To solve these problems, a new method is proposed to extract the IECCs, and then the remaining extrinsic parameters of deep-submicron AlGaN/GaN HEMTs. The pinch-off S-parameters under large drain voltage bias are employed to minimize the influence of the intrinsic capacitance on the IECCs extraction. The starting value of C gdi is obtained from the extrapolated value of the pinch-off gateto-drain branch capacitor (C gdo ) at infinite drain voltage where the C gd has its minimum value. C gsi is estimated by C gdi using the plate capacitance relationship [according to the gate-to-source (L GS ) and gate-to-drain spacing (L GD )]. After the starting values of C gdi and C gsi are extracted, one-dimensional capacitance scan is performed to determine C dsi . The optimization method presented in [1] is used to determine the final value of all parasitic parameters. Because of the correct extraction of the C gdi , non-physical values are avoided in the extraction results across the entire multi-bias domain. Compare with conventional method, this new extraction method is simple and efficient. Small-signal verifications show that this method has very high precision.
Coupling capacitance extraction method
As a standard procedure for device modeling, the pad capacitances can be deembedded by the test structures, thus, the essence of the difficulty in extraction of the coupling capacitances between the electrodes is that the influence of the intrinsic capacitances during the extraction process.
The new IECCs extraction method described here has been applied to an inhouse AlGaN/GaN HEMT for ka-band power amplifier applications, which is grown on a SiC substrate with 0.15 µm gate-length and 200 µm gate-width (4 fingers Â 50 µm finger width). Fig. 2 is the cross-section of the 0.15 µm AlGaN/GaN HEMT under pinch off condition. The coupling capacitance C gsi , C gdi , and C dsi represent the electromagnetic coupling between the metallic electrodes. The area encircles by dashed line represent the depletion region, growing deeper and wider at higher drain-source voltage (V ds ) values. The depletion extension toward the drain is denoted by X. The intrinsic capacitance C gs and C gd represent the charge storage effect in the depletion region. R i and R gd are the resistances representing the none-zero charging/discharging time in gate-source and gate-drain depletion region, respectively. C ds is the channel capacitance. The geometry, the substrate material as well as the depletion width of the device will affect the value of C ds [9] . R g , R d , and R s are access resistances. The remaining parasitic parameters, i.e., C gp , C dp , C gdp , L g , L d , L s , R ds , G gdf , G gsf , and I ds are not shown in Fig. 2 .
On-wafer static bias S-parameter measurements were performed on the Summit 1200 Cascade-Microtech wafer-probe station, the device was placed on the thermal chuck to stabilize the ambient temperature at 25 degrees Celsius. Agilent N5245A network analyzer was used to measure the S-parameter of the device from 0.4 GHz to 50 GHz. The S-parameters were directly de-embedded in Agilent ICCAP software using the measured data of the dummy test structures.
The process of extracting the starting value of the extrinsic parameters of a 0.15 µm AlGaN/GaN HEMT is shown in Fig. 3 , both the conventional method [1] (left side) and our new method (right side) are shown. Since the measured S-parameters are the de-embedded data, the pad capacitances C dp , C gp , and C gdp disappear from the branch capacitors [see Eq. (1)], and the scanning of the pad capacitances in the conventional method [1] (i.e., C gdp from 0 to 0.5C gdo with C gdi ¼ 2C gdp , and C dsp from 0 to 0.5C dso with C dsi ¼ 3C dsp ,) is equivalent to the scanning of the coupling capacitance (i.e., C gdi from 0 to C gdo and C dsi from 0 to C dso , our results show that scanning to C dso is sufficient to determine the optimal value.). Both methods use the pinch-off (For our 0.15 µm device, the pinch off voltage is about −2.2 V.) and cold forward S-parameters to extract the initial value of equivalent circuit element. However, the two methods have three essential differences: 1. For the new method, the coupling capacitance C gdi and C gsi are directly determined from the measured S-parameters without using a capacitance scan. 2. The new method does not need to set the ratio between C gd and C gs in advance. 3. Unlike conventional method [1] , which relies solely on pinch-off S-parameter at V ds ¼ 0 V, our method utilizes the pinch-off S-parameters with different drain voltage bias to determine the correct value range for C gdi . At lower frequencies, the parasitic inductances and resistances were proven to have little effect on the extraction of the branch capacitances [1, 10] , thus the branch capacitances can be extracted before de-embedding the electrode inductances. Using the measured low frequencies (<3 GHz) pinch-off (V gs ¼ À4 V, V ds ¼ 0 V) S-parameters, C gdo , C gso and C dso are extracted to be 62.82 fF, 70.24 fF, and 46.75 fF, respectively. Furthermore, we extracted the pinch-off (V gs ¼ À4 V) values of C gdo at different drain voltages. As can be seen in Fig. 4 , as V ds increases, C gdo gets smaller. This is because, as the drain voltage increases, the depletion region grows toward the drain, resulting in less charge storage in the gate-drain region, which makes the C gd smaller. Since C gdi is independent of the bias voltage, the total capacitance C gdo becomes smaller. Ideally, when V ds becomes infinite, the entire gate-drain region is completely depleted and the influence of C gd on C gdi extraction becomes minimal. Thus, we can plot the C gdo as a function of 1=V ds , the C gdo value at 1=V ds ¼ 0 (i.e., where V ds is infinite) can be used as the starting value of C gdi . A higher drain voltage may better describe the variation of C gdo with drain voltage, but in order to protect the device, our maximum drain voltage is measured to 25 V. The extrapolated value of C gdo is 15.89 fF, which is only 25% of the value (i.e., 62.82 fF) at V ds ¼ 0 V. The pinch-off value of C gso showed little variation with V ds . Since C gdi has been known and the coupling capacitances between the electrodes are similar to the plate capacitors, we can estimate the C gsi by the ratio between L GS and L GD . For our 0.15 µm device, L GS ¼ 0:85 µm and L GD ¼ 1:7 µm, hence C gsi is at least twice that of C gdi (C gsi also contains the crossover capacitances due to air-bridge source connections). Thus, 31.78 fF is a conservative estimate for C gsi .
The pinch-off value of C dso also showed little variation with V ds . After the C gdi and C gsi are determined, the starting value of C dsi is determined using the capacitance scanning method presented in [1] . The C dsi value is scanned from 0 to 50 fF (slightly larger than the pinch-off value of C dso ), each C dsi scan value corresponds to a set of access resistances and intrinsic parameter values (extracted using the method described in [1] ). The error between simulated and measured pinch-off S-parameter can be calculated according to the following expressions:
where S meas ij;n and S calc ij;n are the measured and calculated S-parameter at specific frequency, respectively. N is the total number of frequency data points. When C dsi is equal to 30 fF, the corresponding pinch-off S-parameter error is minimum, which is 0.1049. Thus 30 fF can be used as the starting value for C dsi . The model errors corresponding to the scan values are shown in Fig. 5a .
We also extracted the starting value of the device extrinsic parameters according to the method presented in [1] , as shown in Fig. 5b , a two-dimensional capacitance scanning was performed to find out the optimal value for C gdi and C dsi . The minimum calculation error is 0.0815 when C gdi and C dsi are equal to 55 fF and 35 fF, respectively. Obviously, 55 fF is much larger than the value of C gdo (i.e., 27.60 fF when V ds ¼ 25 V). Therefore, the use of conventional method may overestimate the value of C gdi , and underestimate the value of C gd for the sum of the two is certain.
After the starting value of all extrinsic parameters are determined, a MATLAB program [11] based on the optimization method described in [1] was used to obtain the final value of these parameters. The results are shown in Table I .
It can be observed that the optimized values are close to the starting values; this confirms the reliability of the new starting value extraction method. However, for the conventional method, the larger C gdi leads to a large difference between the initial and final values of the gate and drain resistances. The final values of the two methods derived from the same optimization algorithm are very close, except for C gdi . We find that the C gdi obtained by the conventional method (i.e., 44.00 fF) is close to the C gd value (i.e., incorrect C gdi value can also obtain good fitting for pinch-off S-parameter. However, if the incorrect extrinsic parameters are used to extract the intrinsic parameters of the device, non-physical values will be produced. Fig. 6 shows the C gd extracted from these two sets of extrinsic parameters. When V ds is larger than 5 V, the C gd extracted by the conventional method is less than zero.
S-parameter simulation error obtained by the new method for the entire multibias domain are shown in Fig. 7 . The average error in the entire domain is about 5.36%, showing a very high extraction accuracy of the new extraction method.
According to the scaling rule introduced in [10] , and based on the small-signal model of the 4 Â 50 µm device, a scalable small-signal model has been established, and the S-parameter simulation of a 4 Â 60 µm GaN HEMT on the same wafer was carried out. The simulation accuracy of the two methods should be compared at the operating point of the device (i.e., V ds ¼ 20 V, V gs ¼ À1:5 V), but since the C gd of the conventional method at this bias point is less than 0, we compare the accuracy of these two models at V ds ¼ 5 V and V gs ¼ À1 V. As can be seen from Fig. 8 , both magnitude and phase of the S-parameter show that the new method has higher accuracy. 
Conclusion
In this paper, we proposed a new method to extract the inter-electrode coupling capacitance of deep-submicron GaN HEMTs. The method utilizes the pinch-off S-parameters with different drain voltage bias to determine the correct value for C gdi . C gsi can be estimate by C gdi using the ratio between L GD and L GS . This not only avoids over-estimation of C gdi (which may cause non-physical values in the intrinsic parameter extractions), but also reduces the capacitance scan dimensions required by conventional methods. The optimization results show that the final values are close to the starting values, the validity of the new starting value extraction method is verified. Multi-bias S-parameter simulation results show that this new method has high accuracy. The extraction process is simple and efficient, and can be used for rapid extraction of parasitic parameters for deep-submicron GaN HEMTs.
